ABSTRACT: Monolithic pixel sensors for charged particle detection and imaging applications have been designed and fabricated using commercially available, deep-submicron Silicon-On-Insulator (SOI) processes, which insulate a thin layer of integrated full CMOS electronics from a highresistivity substrate by means of a buried oxide. The substrate is contacted from the electronics layer through vias etched in the buried oxide, allowing pixel implanting and reverse biasing. This paper summarizes the performances achieved with a first prototype manufactured in the OKI 0.15 µm FD-SOI process, featuring analog and digital pixels on a 10 µm pitch. The design and preliminary results on the analog section of a second prototype manufactured in the OKI 0.20 µm FD-SOI process are briefly discussed.
Introduction
Silicon on insulator (SOI) technology allows the integration of CMOS electronics on a thin silicon layer which is electrically insulated from the wafer substrate by means of a buried-oxide (BOX).
With respect to bulk CMOS processes, the small active volume ensures latch-up immunity and the low junction capacitance enables low-threshold and low-noise operation, thus favoring high-speed and low power digital designs.
SOI Monolithic active pixel sensors for charged particle detection and imaging applications may be built by providing a technology to contact a high-resistivity substrate through the BOX, thus allowing the formation of pixel and biasing implants. With respect to conventional CMOS pixel sensors fabricated on undepleted epitaxial layers, a full CMOS circuitry can be integrated in each pixel and the substrate can be reverse biased and thus depleted for improved charge collection efficiency. A proof of principle of the concept was demonstrated by the SUCIMA Collaboration using a non-commercial, 3 µm feature size process from IET, Poland [1, 2, 3] . Commercial deep-submicron, fully-depleted (FD) SOI CMOS processes were recently made available by OKI, Japan [4] through a collaboration with KEK, allowing for the integration of complex architectures in devices with small pixel pitch. The CMOS electronics is implanted on a 40 nm thin Si layer, which is fully depleted at typical operational voltages, on top of a 200 nm thick BOX contacting a 700 Ω·cm Si substrate. A 0.15 µm process was first validated for the fabrication of SOI pixel sensors by KEK in 2006 [5] . Two prototype pixel sensors, featuring both analog and digital pixels have been subsequently designed at LBNL and fabricated in OKI processes. The experimental test results and the performances achieved with the LDRD-SOI-1 chip [6] , fabricated in 2007 in the 0.15 µm process, will be summarized in Section 2. Tests of the analog and digital pixels include in-lab studies of charge collection with infrared lasers and high-energy particle beam tests on a 1.35 GeV electron beam at the LBNL Advanced Light Source. The effects of ionising and nonionising radiation doses on the chip operation have also been studied. The LDRD-SOI-2 chip was then fabricated in 2008 using a 0.20 µm process, featuring a larger pixel array and a more complex architecture, optimized for faster readout. The chip design and first results obtained on the analog pixels will be presented in Section 3.
Prototype in 0.15 µm Process

Chip Design and Experimental Setup
The LDRD-SOI-1 chip features an array of 160×150 pixels on a 10 µm pitch, subdivided into two analog sections, with thin oxide 1.0 V transistors and thick oxide 1.8 V transistors, and one digital section with 1.8 V bias. The analog pixels implement a simple 3-transistor (3T) architecture, while each digital pixel implement a latch triggered by a clocked comparator, driven by a dedicated readout clock and referenced to an adjustable voltage threshold which is common to the whole matrix. In order to avoid static power dissipation, no amplifier is present in the digital pixels. Like CMOS logic, the comparator consumes power only on clock transitions.
The reverse bias of the sensor substrate increases the potential at the silicon surface, and causes a back-gating effect as the buried oxide may act as a second gate for the CMOS electronics on top, typically causing a shift in the transistor thresholds with increasing depletion voltage. The test of single p-type and n-type MOSFETs integrated at the chip periphery showed a threshold shift of ∼200 mV for a substrate bias of 15 V. The effect had been investigated during the design process by means of TCAD simulations, performed with the Synopsys Taurus Device package. The electrostatic potential at the interface between the buried oxide and the silicon substrate was simulated as a function of the substrate bias for different pixel layouts, varying the size of the charge collecting diodes and evaluating the effect of different guard-ring configurations. Simulation showed that the inclusion of a floating p-type guard-ring around each pixel is beneficial in keeping the field low in the area between diode implants, thus limiting possible back-gating effects on the CMOS electronics on top of the buried oxide. A series of floating and grounded guard-rings were also implemented around the pixel matrix and around the peripheral I/O electronics.
The chips sections are read out independently by a custom FPGA-based readout board with 14-bit ADCs, whose digital outputs are connected to a National Instruments digital I/O PCI board installed on a control PC running a LabView-based data acquisition and on-line data processing program. Pixels are read out at 6.25 MHz clock frequency, with an integration time of 1.382 ms for the analog pixels. Correlated Double Sampling (CDS) is obtained from the subtraction of two frames acquired without resetting the pixels in-between. The integration time for the digital pixels is tunable, and their binary output is buffered through the FPGA to the DIO board on the control PC. Data is stored in the lcio format [7] . Offline data analysis is based on a set of dedicated processors developed in the Marlin C++ reconstruction framework [8] .
Analog Pixels
Charge collection as a function of substrate bias has been studied on the analog pixels by means of a 1060 nm infrared laser focused to a ≃20 µm spot. Figure 1 , left shows the pulse height in a 5×5 Pixel scans have been performed by focusing a laser beam to a ≃5 µm Gaussian spot and by shifting it in steps of 1 µm along the pixel rows using a stepping motor with a positioning accuracy of 0.1 µm. The pixel spatial resolution could thus be estimated from the spread of the cluster position reconstructed by means of a center of gravity algorithm at each point in the scan. The measurements were repeated for different signal-to-noise ratio (S/N) values, obtained by varying the laser intensity. Figure 1 , right shows the results obtained for V d = 7 V, where data points and error bars represent respectively the mean and r.m.s. of the distribution of the differences between the laser spot position and the reconstructed cluster position. As expected, the measured resolution scales as the inverse of the S/N, and a single point resolution of 1 µm is obtained for S/N ratios of 20 or larger.
The response of the analog pixels to high-momentum charged particles has been tested on the 1.35 GeV electron beam extracted from the booster of the LBNL Advanced Light Source (ALS). Results obtained with the analog pixels have been reported in detail in [6] and are here briefly summarized. Figure 2 shows the cluster pulse height distribution obtained on the 1.8 V pixels for a depletion voltage V d = 10 V. The distribution is well fitted by a Landau function. Consistently with the measurements performed with infrared lasers, the cluster pulse height was found to increase up to V d = 10 V, while at 15 V the cluster signal and the efficiency of the chip decreased. The pixel multiplicity in a cluster was found to slightly decrease with increasing 
Digital Pixels
The ALS 1.35 GeV electron beam was also used to test the response of the LDRD-SOI-1 digital pixels. The pixels are triggered directly by the 1 Hz beam extraction signal and are latched and read out after an integration time of 10 µs. One event is thus acquired per beam spill. For each data set, the first 100 events are used in order to flag noisy pixels, recognized as those which are active in more than 25 events. Furthermore, control data sets have been acquired without beam in order to account for possible background due to noisy pixels which survive the masking and the cluster reconstruction cuts applied in the off-line data analysis.
Beam signals could be observed on the digital pixels only by applying a substrate bias V d ≥ 20 V, and up to V d = 35 V. As seen in the previous Section, the analog pixels do not function properly above V d ≃ 15 V. The circuitry in the digital pixels is indeed active only when clocked and is therefore less sensitive to back-gating. Furthermore, back-gating possibly affects the analog threshold of the in-pixel comparators, so that larger substrate voltages are required in order to obtain signals large enough to be above threshold. Figure 3 , left shows the hit multiplicity distribution observed with and without beam for V d = 30 V; an excess of hits in the presence of beam is clearly visible.
Due to the non-uniformity of the beam intensity across the various runs, dedicated data runs have been taken with a single reference detector plane located 2 cm upstream from the LDRD-SOI-1 sensor. The reference plane used was a 50 µm-thin MIMOSA-5 CMOS pixel sensor, developed by IPHC, Strasbourg [9] . The MIMOSA-5 chip features a 1.7×1.7 cm 2 active area with 512×512 pixels on a 17 µm pitch. The performance previously obtained on thin MIMOSA-5 sensors is presented in detail in [10] and [11] . For each run, the number of electron hits reconstructed on the reference plane allowed the particle flux to be monitored in the digital pixel sector active area; the average number of hits per beam spill on the latter was then corrected for the relative change of the beam intensity as determined by the reference plane. Results obtained for different V d values are summarized in the Table in Fig. 3 , right. From the particle flux reconstructed in the reference layer and its efficiency, as obtained from simulation [11] , the efficiency of the LDRD-SOI-1 digital pixels can be estimated to be of the order of 0.3 to 0.5 for 20 V≤ V d ≤35 V. Consistently with what observed for the analog pixels, the average cluster multiplicity was found to decrease as a function of increasing V d , i.e. of the increasing electric field in the detector substrate. 
Radiation Hardness Tests
The effect of ionising radiation was preliminarly assessed on single test transistors, irradiated with 30 MeV protons at the BASE Facility of the LBNL 88-inch Cyclotron [12] . The irradiation was performed in steps up to a total fluence of 2.5×10 12 p/cm 2 , corresponding to a total dose of ∼600 kRad. The characteristics of two test transistors, one p-MOSFET and one n-MOSFET, were measured in-between irradiation steps. Both for the n-MOS and p-MOS transistor, a significant shift in threshold voltage was observed as a function of the increasing dose, the effect being larger for larger substrate biases. For the initial bias of V d = 5 V the shift was of ∼100 mV after a fluence of about 1×10 12 p/cm 2 ; a similar shift was measured after the highest fluence for a reduced substrate bias of V d = 1 V. The total threshold shift is much larger than the one expected at such doses from radiation damage in the transistor thin gate oxide, and seems to be associated with the build-up of positive charge in the detector thick buried oxide, which increases the back-gate potential on the MOS transistors. The effect of non-ionising radiation has been evaluated on the analog pixel matrix by exposing the sensor to neutrons produced from 20 MeV deuteron breakup on a thin Be target at the LBNL 88-inch Cyclotron [13] . Deuteron breakup produces neutrons on a continuum spectrum from ∼1 MeV up to ∼14 MeV. The total neutron fluence was estimated to be 1.2×10 13 n/cm 2 by means of activation foils placed behind the sensor. The sensor noise has been measured before and after the irradiation as a function of the depletion voltage, V d . All tests have been performed at room temperature. A noise increase was observed after irradiation, varying from +25% for V d = 5 V, to +52% for V d = 20 V. This is interpreted as due to radiation-induced increase of leakage current in the sensor substrate. The noise of the irradiated chip was subsequently measured as a function of the operational temperature between -5 • C and +20 • C, for V d = 10 V. The noise was observed to decrease with decreasing temperature, consistently with what expected from a leakage current dependence, and the pre-irradiation noise level could be recovered at temperatures below +5 • C.
Prototype in 0.20 µm Process
Chip Design and Experimental Setup
A second prototype sensor, the LDRD-SOI-2 chip, has been designed and fabricated in 2008 in the OKI 0.20 µm FD-SOI process, optimized for low leakage current. The chip is a larger scale prototype of 5×5 mm 2 with an active area of 3.5×3.5 mm 2 in which 168×172 pixels of 20 µm pitch are arrayed (Fig. 4) . The pixel matrix is subdivided into a 40×172 pixel section with a simple, analog 3T architecture, and in a 128×172 pixel section with a new pixel architecture providing a binary output. In the latter, two capacitors are integrated in each pixel for in-pixel CDS, and a digital latch is triggered by a clocked comparator with a current threshold, which is common to the whole matrix. The chip design has been optimized in order to allow readout up to a 50 MHz clock frequency, and the binary section is provided with multiple parallel outputs for high frame rate. As in the LDRD-SOI-1 chip, each pixel is surrounded by a floating p-type guard-ring; two floating guard-rings also separate the peripheral electronics and I/O logic from the pixel matrix and from the pad area.
The chip is read out by a newly developed DAQ system based on a commercially available FPGA board, deploying the Xilinx Virtex-5 device, connected to a custom-designed ADC board featuring five 14-bit, 100 MS/s ADCs. The chip is mounted on a proximity board which is decoupled from the DAQ hardware. The clock patterns from the FPGA are sent to the chip via LVDS lines, ensuring high speed and low noise over long cable distances, while the chip analog output is connected to one ADC input by a standard USB differential cable. The whole system is connected to the USB bus of a PC, and controlled by a C++ based software interfaced with ROOT classes [14] . The data acquired by the DAQ system is sent to the control PC via the USB bus and stored in the ROOT format, and off-line converted into lcio in order to be processed through the Marlin framework (see Section 2.1). Details about the DAQ hardware and software can be found in [15] . 
Preliminary Test Results of Analog Pixels
The LDRD-SOI-2 analog pixels are being tested with a protocol similar to the one used for the LDRD-SOI-1 chip. First tests performed in the lab with infrared lasers show a different behavior of the collected charge signal with the applied substrate bias, V d . The signal pulse height increases up to V d = 2-3 V and then rapidly saturates. The chip can be properly operated up to V d = 10 V, however, showing no significant increase in the collected signal. This could be possibly attributed to an increased effect of back-gating due to features of the different fabrication process or to the different guard-ring configuration, and it is currently under investigation. The analog pixels have been successfully tested with 1.5 GeV electrons at the LBNL ALS up to a pixel clock frequency of 50 MHz, equivalent to an integration time of 137.6 µs for the 40×172 pixel array. No significant differences in charge collection have been observed for lower clock frequencies (i.e. longer integration times). A S/N of ∼20 for reconstructed electron hits is obtained. Figure 5 shows the measured cluster S/N ratio distribution for V d = 2 V and 12.5 MHz clocking frequency. The pulse height dependence on V d is similar to what was observed in the lab with infrared lasers. The chip leakage current and noise performance improves with respect to the 0.15 µm process, and a single pixel noise of ∼30 ENC has been measured.
Conclusions and Outlook
Monolithic pixel sensors with analog and digital pixel architectures have been designed and fabricated in SOI technologies that combine deep-submicron CMOS electronics with a high-resistivity substrate in the same device. This is of great interest for many applications, ranging from charged particle detection in high-energy physics to X-ray detection at synchrotron facilities and fast beam imaging, that could benefit from the possibility of integrating complex digital architectures with a depleted silicon substrate yielding larger signals and ensuring a faster charge collection with respect to devices realized in bulk CMOS processes. A first prototype chip fabricated in a 0. 15 µm process has been extensively tested using focused infrared laser beams and a 1.35 GeV electron beam. A S/N ratio of 15 for high energy electrons has been obtained on the analog pixels up to depletion voltages V d = 15 V, limited by back-gating of the CMOS electronics due to the electrostatic field in the device substrate. A single point resolution of ≃ 1 µm has been estimated from laser scans. The digital pixels appeared to be less affected by back-gating and could be successfully operated at higher substrate biases, up to V d = 35 V. Preliminary irradiation tests showed an increased effect of back-gating after exposure to ionizing doses, due to positive charge trapping in the buried oxide. A moderate increase of leakage current and consequently of the pixel noise was observed after exposure to 10 13 n/cm 2 .
A second prototype chip has been fabricated in an optimized 0.20 µm process. The chip implements simple 3T analog pixels and an advanced binary architecture featuring in-pixel charge storage and Correlated Double Sampling, and multiple outputs for high frame rate. First tests of the analog pixels show an improved leakage current performance of this process. A S/N of 20 is found for high-energy electron hits, with single pixel noise figures of 30 electrons, for a readout frequency up to 50 MHz. Further tests of the analog section aimed at understanding the dependence of the collected signal on the depletion voltage are on-going.
